

Fig. 1






Fig. 3

Physical Memory
Address Signals

Logical Memory
Address Signals






Fig. 4

FIG. 4

LA [8:0] when implemented has 32 rows, 8cols,
 1 block select



S.O.C interface




Fig. 5